



Transient Thermal Modeling Techniques for WBG Device Packaging

Mark Eblen

R&D Program Manager

Kyocera America, San Diego, CA 92123

Phone: (858) 614-2537

email: mark.eblen@kyocera.com

Outline

- Introduction
- Thermophysical Material Characterization
- Finite Element Global/Submodel Methodology
- Results
- Conclusions



Who is Kyocera America?

Our San Diego facility is a major supplier of metallized ceramic packages for RF and microwave wireless telecom devices. Kyocera America offers a complete line of multilayer ceramic/organic packages for semiconductors in commercial and military markets. We also offer in-house flip-chip and wire-bond packaging services.



Kyocera America, Inc.
Corporate Headquarters
San Diego, CA
www.kyocera.com/kai/

What is a Wide Band Gap (WBG) semiconductor?

- The definition is not very well defined but since a direct comparison of Si seems logical. It is usually taken as 2X the energy band gap of Silicon or approximately 2.0 eV.
- This includes Indium Nitride (InN) all the way up to diamond which is approximately 6.4 eV.
- GaAs is approx 1.4 eV and $\text{Si}_{1-x}\text{Ge}_x$ is approximately .7~1.1 eV.
- Some good online sources of info/data are:

National Compound Semiconductor Roadmap

Office of Naval Research

Site Search DNR Keyword

search Go keywords Go

Public Acquisition Students & Teachers Military Media S&T
Home Site Map Resources Contact Us

[NCSR Home](#) > Properties

Basic Material Properties

• The new searchable Properties tool is almost complete, please take a look at what is available on the Materials pages and enter a recent measurement or calculation. The values shown here will still be reviewed by the monitors.

• If you find an out of date or incorrect number please [contact us](#); we're always looking for the "newer - truer" values. Please click on the value to see the reference, if multiple values are reported they are listed. Click on the material to be taken to that page for current additional information. All values are intended to be for intrinsic room temperature material.

Property Name	Si	Ge	SiC 3C	SiC 4H	SiC 6H	AlAs	GaAs	InAs
Bandgap (eV)	1.11	0.67	2.36	3.23	3.0	2.16	1.43	0.354
Breakdown Field (MV/cm)	0.3	0.1	1	3-5	3-5		0.06	0.04
Electron Mobility ($\text{cm}^2/\text{V}\cdot\text{s}$)	1350	3900	<800	<900	<400	180	8500	40000
Hole Mobility ($\text{cm}^2/\text{V}\cdot\text{s}$)	480	1900	<320	<120	<90		400	500
Thermal Conductivity (W/cm ² K)	1.3	0.58	3.6	3.7	4.9		0.55	0.27
Lattice Constant (Å)	5.43	5.66	4.3596	3.073	3.0806	5.66	5.65	6.06

Property Name	BN	AlN	GaN	InN	AlP	GaP	InP
Bandgap (eV)	4-7	6.2	3.37	0.7 or 1.9?	2.45	2.26	1.34
Breakdown Field (MV/cm)	1-6	1.2-1.4	~5	1.2		1	0.5
Electron Mobility ($\text{cm}^2/\text{V}\cdot\text{s}$)	<200	300	1000 - 1350	<3200	80	250	5400
Hole Mobility ($\text{cm}^2/\text{V}\cdot\text{s}$)	<500	14	<200	<80		150	200

Purdue Wide Band Gap Research

(Updated June 6, 2004)

(Keywords: wide bandgap, silicon carbide, SiC)




Welcome to **Purdue WBG**, the home page for Purdue's Wide Band Gap Semiconductor Device Research Program. Use the clickable printed-circuit board to navigate our site. back often for the latest results!

www.ecn.purdue.edu/WBG/

www.onr.navy.mil/sci_tech/31/312/ncsr/

WBG Motivation & Thermal Management

- A large band gap translates to a high breakdown potential which allows the design of power devices that can operate at higher voltages and temperatures (ie higher power density)
- Silicon is frequency limited around ≥ 2.5 GHz. By definition of their excellent electrical transport properties (small dielectric constant and high saturation velocity), WBG semiconductors allow for much higher frequency during operation.
- WBG semiconductor devices would reduce the number of Si based amplifiers in the wireless infrastructure world.
- WBG typically have better thermophysical properties also versus Si.



Thermophysical Material Characterization

- Recall this is a “transient” analysis discussion thus thermal energy transport is governed by the materials **thermal diffusivity**. Measures the ability of a material to conduct thermal energy relative to its ability to store.

$$\alpha = \frac{k}{c_p \cdot \rho}$$

where:

α = thermal diffusivity (*thermophysical prop*)

k = thermal conductivity (*transport property*)

c_p = specific heat capacity @ constant pressure (*thermodynamic property*)

ρ = density (*thermodynamic property*)


[$c_p \rho$] = volumetric heat capacity

- The performance of electronic systems degrade in proportion to the environment temperature. This temp also determines the service life of the electronic component. An industry rule-of-thumb at or near the design operating temperature states the N_{50} is cut in half for each 10C rise in temp. Excessive high temps can degrade the chemical/structural integrity of various semiconductor devices. Large fluctuations of temp as well as spatial variations of temp in equipment become responsible for most field failures.

The purpose of thermal design is to limit spatial variations and maintain some nominal value.

Thermophysical Material Characterization cont.

BeO, InP, and SiC thermal diffusivity is governed by typical nonconductor phonon transport mechanism (e.g. lattice vibration) and decrease rapidly with inverse of temperature.







Laser Flash System To Measure Thermal Diffusivity



KAI Proprietary TC System used to validate thermal material properties used in package design (1999).


Description: Custom apparatus measures *thru-plane* thermal conductivity (TC) of a material whose one side has been subjected to a short duration laser pulse. The resultant time vs. temp is monitored by a IR detector. Material TC is resolved by fitting the shape of this temperature rise curve to a 1-D heat flow model.

$$\frac{\partial T}{\partial t} = \frac{\kappa}{\rho C_p} \times \frac{\partial^2 T}{\partial x^2}$$




Closed-Form Solution vs. Simulation

Most thermal pkg design problems are 3D and irregular by nature which don't lend themselves to transient closed-form solutions. The finite element method (FEM) provides us a **robust** numerical technique to solve these specialized cases.



ANSYS™
steady state
thermal example



..... Validate even simple models!

6/30/06

Kyocera America, Inc. Cor

ANSYS 10.0
FEB 1 2006
15:20:40
NODAL SOLUTION
STEP=1
SUB =3
TIME=1
TEMP
SMN =25
SMX =26.36
25.15
25.30
25.45
25.60
25.75
25.90
26.05
26.20
26.36

ThetaJC Calculation
Revision Level 1.0
M. Eblen KAI-R&D
Ref. S. Lee et al, Aavid Engineering Inc.

	X (in)	Y (in)	Z (in)		English	SI
Die Size	0.083	0.057	0.008	A1 (Die area)	4.720E-03	3.045E-06
Flange Size	0.282	0.224	0.008	A2 (Flange Area)	6.317E-02	4.075E-05
				A3 (1/2 Perimeter)	5.060E-01	1.285E-02
Applied Flux				K1 (Die TC)	-	41.9 W/mK
Die				K2 (Die Attach TC)	-	60.0
Attach				K3 (Flange TC)	-	158.0
Heat Spreader				T (Die Attach t)	0.0079	2.000E-04
				F (Flange t)	0.0080	2.032E-04
				D (Die t)	0.0079	2.000E-04
				Isothermal Surface or Free Forced Convection		

zero for isothermal bottom ($\hat{h} = \infty$), else $R=1/(h \cdot m5)$

$R_{die} = 1.568$	$\hat{h}_{conv-rad} = \#VALUE!$	W/m ² K	$T_s = ?$	C est
$R_{da} = 1.095$	LFM = 100	0.51	$s_h = 0.4$	oxidized Ni plated Cu
$R_{hs} = 0.032$	$\hat{h}_{forced} = 44.5$	W/m ² K		
$R_{bc} = 0.00$				
$R_{spread} = 0.425$				
$\lambda = 1445.321$				
Right hand Term = 0.266				
Calc. $\Theta_{jc} = 3.12$		C/W		
100% Die Power = 0.0003		W		
$\Delta T = 0.0009$		C		
$T_{\infty} = ?$		C		
$T_j = \#VALUE!$		C		

Location	JEDEC 2-Layer Test Board (Isothermal)	JEDEC 4-Layer Test Board (Isoflux)
Free Convection • Top of Package • Top of PCB	$\bar{T}_{top} = 1.336 \cdot \left(\frac{q'' \cdot \text{area}}{2 \cdot \text{perimeter}} \right)^{0.25}$	$\bar{T}_{top} = 0.551 \cdot \left(\frac{q''^{0.81}}{2 \cdot \text{perimeter}} \right)^{0.25}$
Free Convection • Bottom of PCB	$\bar{T}_{base} = 0.668 \cdot \left(\frac{q'' \cdot \text{area}}{2 \cdot \text{perimeter}} \right)^{0.25}$	$\bar{T}_{base} = 0.520 \cdot \left(\frac{q''^{0.81}}{2 \cdot \text{perimeter}} \right)^{0.25}$
Forced Convection • All Horizontal Surfaces	$\bar{h}_{forced} = 5.289 \cdot \left(\frac{v}{L} \right)^{0.5}$	
Radiation • All Horizontal Surfaces	$\bar{h}_{radiation} = \epsilon_{package}(P/TB) \cdot \sigma \cdot (T_s + T_{\infty}) \cdot (T_s^2 + T_{\infty}^2)$	


ANSYS™ FE Model File Description Hierarchy

```

1 finish
2 /clear
3 /config,noeldbw,1
4 /config,nproc,2
5 /config,nres,10e3
6 /color,phak,off
7 /go
8 /prep7
9 /title,
10 /units,SI
11 /graphics,full
12 /plopt,logo,off
13 /TXTRE,FILE,88,'kai2','bmp','c:\fem\'
14 /LSYM,1.15,-.99,0,88,0.0,1
15 !
16 conv=25.4                ! inch to mm
17 mm=1e3                   ! m to mm
18 um=1e-3                 ! um to mm
19 pitch=
20 offset=700*um
21 cl=889*um
22 xdie=
23 ydie=
24 zdie=
25 zaun=.0005*conv         !confirm this will x-section
26 xsub=.6*conv
27 ysub=.4*conv
28 zsub=.04*conv*.25
29 xsink=1*conv
30 ysink=.385*conv
31 zsink=.06*conv
32 zint=0.0 !1e-3
33 braze=.0008*conv
34 power=
35 eff=
36 duty=.1
37 rise=1e-12              ! pulse inf rise time
38 ontime=200e-6          ! pulse
39 period=ontime*(1/duty)
  
```



Design variables parameterized for easy FE model changes.

Ansyp text based input file example (*.in)




ANSYS input file calls 2D IGES geometry file. Drawing areas are sub-divided for better mesh control.

WBG Example: Bipolar RF Ceramic Package




1/2 symm course mesh global solid model



Detailed view of 1/4 symmetric typical submodel solid model. Thermal bc's specified on all surfaces except top face.

FE Submodel Technique for Increased T(t) Resolution




Course mesh global model with $\frac{1}{2}$ symmetric submodel volume outline shown in **green**.

heat gen volume

Detailed view of $\frac{1}{4}$ symmetric submodel. Thermal bc's specified on all surfaces except top face and symmetric planes.

WBG Bipolar RF Ceramic Package Results




Global model temperature plot after ten cycles with WCu heat sink

```
ANSYS 10.0
JUL 13 2006
13:39:00
NODAL SOLUTION
TIME=.0202
TEMP
SMN =90
SMX =268.011
90
109.779
129.558
149.337
169.116
188.895
208.674
228.453
248.232
268.011
```

Transient Analysis Conditions:

200us pulse width @ 10% duty cycle

Bottom global model prescribed at 90C for this example, typically an effective convection coefficient is used (W/mm²K).




Submodel temperature plot after ten cycles

```
ANSYS 10.0
JUL 13 2006
13:44:28
NODAL SOLUTION
TIME=.0202
TEMP
SMN =109.414
SMX =282.887
109.414
128.689
147.964
167.238
186.513
205.788
225.062
244.337
263.612
282.887
```

WBG Bipolar RF Ceramic Package Results

Device is not operated in a continuous "on" state, a transient analysis must be conducted considering the time varying power pulse [e.g. $P(t)$].




10% Duty Cycle Transient ΔT History.

Quasi-steady state sub-model max $T_j=283C$

15 °C resolution due to submodel technique

Quasi-steady state global max $T_j=268C$




Detailed View of Initial Pulse.

We will define the "on-time" of the cycle to be when the output is high, and the "off-time" when the output is low. Duty-cycle is defined to be:

$$\text{Duty-Cycle} = \frac{\text{On-Time}}{\text{On-Time} + \text{Off-Time}}$$

WBG Bipolar RF Ceramic Package Results



Sharp "spike-like" thermal gradients can be resolved with submodel technique






Image used to correlate with IR measurement



1/2 Symmetric Submodel 3D Temperature Plot.

Key Concept: Most Temperature Rise in Device





ANSYS Model "Typical" Output

Key locations in FE global/submodel are tracked in the time domain


Global Model Nodal Results

time (us)	tmax	loc_a	loc_b	loc_c	loc_d	loc_e	loc_f
1.00000000000000E-06	90.000	90.000	90.000	90.000	90.000	90.000	90.000
40.00000100000	308.47	102.18	94.429	91.816	91.009	90.101	90.042
80.00000100000	374.27	115.43				90.426	90.192
120.0000010000	414.85	128.35				91.039	90.508
160.0000010000	440.92	140.24	116.63	103.99	99.463	91.945	91.015
200.0000010000	460.98	150.99	123.96	108.82	103.20	93.110	91.715
200.0000020000	460.98	150.99	123.96	108.82	103.20	93.110	91.715
380.0000018000	153.06	136.37	123.61	114.06	109.46	97.445	95.069
560.0000016000	125.03	123.32					
740.0000014000	115.85	115.65					
920.0000012000	111.22	111.18					
1100.000001000	108.32	108.29					
1280.000000800	106.25	106.22					
1460.000000600	104.65	104.62					
1640.000000400	103.34	103.30					
1820.000000200	102.23	102.19					
2000.0000000000	101.26	101.23					
2000.000001000	101.26	101.23					
2040.000001000	325.02	112.90					
2080.000001000	392.22	125.76					
2120.000001000	431.17	138.46					
2160.000001000	456.80	150.22					
2200.000001000	475.90	160.90					
2200.000002000	475.90	160.90					
2380.000001800	164.21	146.35					
2560.000001600	134.67	132.74					


Submodel Nodal Results

time (us)	tmax	loc_a	loc_b	loc_c	loc_d
1.00000000000000E-06	90.004	90.000	90.000	90.000	90.000
40.00000100000	308.47	102.18	94.429	91.816	91.009
80.00000100000	429.43	115.43	101.31	95.142	93.112
120.0000010000	464.45	128.35	108.98	99.350	96.029
160.0000010000	489.18	140.24	116.63	103.99	99.463
200.0000010000	508.67	150.99	123.96	108.82	103.20
200.0000020000	508.67	150.99	123.96	108.82	103.20
380.0000018000	149.27	136.37	123.61	114.06	109.46
560.0000016000	124.12	123.32	117.54	113.46	110.36
740.0000014000	115.65	115.65	112.73	111.48	109.36
920.0000012000	111.18	111.18	109.44	109.38	107.86
1100.000001000	108.29	108.29			
1280.000000800	106.24	106.22			
1460.000000600	104.64	104.62			
1640.000000400	103.33	103.30	102.74	103.15	102.53
1820.000000200	102.22	102.19	101.71	102.07	101.54
2000.0000000000	101.26	101.23	100.82	101.13	100.68
2000.000001000	101.26	101.23	100.82	101.13	100.68
2040.000001000	381.58	112.90	104.83	102.62	101.41
2080.000001000	446.39	125.76	111.30	105.58	103.20
2120.000001000	481.06	138.46	118.66	109.45	105.80
2160.000001000	505.31	150.22	126.09	113.80	108.93
2200.000001000	524.34	160.90	133.25	118.36	112.40
2200.000002000	524.34	160.90	133.25	118.36	112.40
2380.000001800	160.20	146.35	132.84	123.17	118.16

FE Submodel Technique Also Used for GaAs FETs




Course mesh global model with $\frac{1}{2}$ symmetric submodel volume shaded. Note: constraint equations were used to tie h/s course mesh with GaAs fine mesh.



Detailed view of $\frac{1}{2}$ symmetric submodel. Thermal bc's specified on all surfaces except top face.

AuSn Solder Die Attach Transient Thermal FE Results



Global Temp Plot During Pulse Off Conditions.


Very little capacitive thermal coupling between P/A stages (e.g. thermal diffusivity of all materials is high)

$$\alpha = \frac{k}{\rho \cdot c_p}$$

α = thermal diffusivity


k = thermal conductivity

ρc_p = volumetric heat capacity



10% Duty Cycle Transient ΔT History for all P/A Stages.


What if Scenario: Epoxy Die Attach



Eventual quasi-steady state temperature achieved after ≈ 8 sec

Monotonic sawtooth response due to poor thermal diffusion (ie low epoxy diffusivity)

Transient ΔT History
(4mil epoxy @ $k=2.0$ W/mK)



Validation: KAI-R&D Internal θ_{jc} Measurements

Scope:

Conduct steady-state internal θ_{jc} measurements on laminate heat sink pkgs. The control group shall be a conventional CuW pkg in the same outline.




Fig. 1 (a) KAI-R&D infrared μ thermal imaging system to measure package θ_{jc} . (b) Detailed view of package measurement setup showing sample coated with a fine layer of high emissivity paint for a reliable IR scan (Note: Si is translucent at $5\mu\text{m}$).

θ_{jc} Measurement Setup Description





Fig 4: (a) Test setup with description. (b) A1670 package with thermal test die attached. (c) Kyocera 5 x 5 x .4mm 100W silicon thermal test chip dwg, illustrating RTD temperature sensor pattern and heater resistive pattern.

Steady State IR Measurement Results cont...




Average temperature for area was taken as T_j , refer to histogram bottom left.

Non-uniform heating of die face clearly visible.

InfraScope™ GUI


wirebonds



3D temperature plot

Conclusions

- Thermal behavior of WBG devices can be effectively modeled using standard FE tools. Careful understanding of boundary conditions is critical.
- Must characterize thermophysical materials over temperature of interest.
- Should include device transistor details in thermal model. Majority of temperature rise is in top layers of device.
- Validate thermal model assumptions via IR imaging in time domain (TBD).
- Thermal design is one part of a integrated design approach.





Appendix


Fundamental Concepts - Continued

The thermal interface resistance across a joint is a complex function of the geometric and thermophysical properties of the contacting solids and of any interstitial substance at the interface (ie air or thermal grease). The important parameters are: surface texture, waviness, hardness, modulus of elasticity, mechanical load, temperature levels, and material conductivity's.

(refs: Incropera & Dewitt, M. M. Yovanovich - MHTL Waterloo)



Cooling Strategy Will Be Critical!



Typical phased array radar conduction path, note interface 2 and interface 3.

Source: Electronics Cooling Magazine - Jim Wilson Raytheon.



Example of liquid cooling of chip face